MIL-DTL-62737A(AT)
(+) 125°F (52°C). The rate of temperature change between temperature extremes
shall be not less than 5°F (2.8°C) per minute. Power shall be applied to the PWA
for not less than 30 minutes from 20°F (7°C) through the completion of each high-
temperature soak.
b. Random vibration. Following all temperature cycling, the PWA shall be hard
mounted to the vibration table so that the axis of vibration is perpendicular to the
plane of the PWA. The vibration shall be at room ambient temperature, for a
period of 10 minutes, as shown in figure 14.
NOTE: PWAs being procured for simultaneous installation in VTMs being procured do not have
to be subjected to "burn-in" provided the VTMs are subjected to the 16-hour "power
on" burn-in.
5. PACKAGING
5.1 Packaging. For acquisition purposes, the packaging requirements shall be as specified
in the contract or order (see 6.2). When actual packaging of materiel is to be performed by DoD
personnel, these personnel need to contact the responsible packaging activity to ascertain requisite
packaging requirements. Packaging requirements are maintained by the Inventory Control Point's
packaging activity within the Military Department or Defense Agency, or within the Military
Department's System Command. Packaging data retrieval is available from the managing Military
Department's or Defense Agency's automated packaging files, CD-ROM products, or by
contacting the responsible packaging activity.
6. NOTES
(This section contains information of a general or explanatory nature which may be
helpful, but is not mandatory.)
6.1 Intended use. The printed wiring assemblies of the STE/ICE-R vehicle test set
determine primary fault isolation of a vehicle engine, fuel or electrical system. The PWA contains
an 8-bit microprocessor with 16-bit memory addressing and has an interrupt input and four-event
flag inputs. There are two banks of memory; a 23k by 8 ultraviolet Erasable Programmable
PROMs which are removed for updated and reprogrammable memory via another VTM
(EEPROM's; U2-U7). An 8k by 8 Static Random Access Memory (SRAM; U8) is accessible
from both banks. The microprocessor runs on either a 4 MHz or 2 MHz clock, which is software
selectable. Logic levels on the external input lines can be gated onto the data BUS (pins 21
through 28; board and IC pins will be designated P1-XX and UZ-XX, where XX is the pin
number and Z is the IC number). A bus transceiver isolates the microprocessor and memory from
the rest of the data BUS. The PWA is military unique because it is designed specifically to be a
component of the Simplified Test Equipment/Internal Combustion Engine - Reprogrammable
20
For Parts Inquires submit RFQ to Parts Hangar, Inc.
© Copyright 2015 Integrated Publishing, Inc.
A Service Disabled Veteran Owned Small Business